first commit
This commit is contained in:
liyp
@@ -0,0 +1,77 @@
|
||||
#include "start.h"
|
||||
#include "regdef.h"
|
||||
#include "csrdef.h"
|
||||
#include "tools-asm.h"
|
||||
.global serial_out
|
||||
serial_out:
|
||||
//v0 > a4
|
||||
10: li.w a4, UART0_BASEADDR
|
||||
ld.bu a4, a4, 0x5
|
||||
andi a4, a4, 0x20
|
||||
beqz a4, 10b
|
||||
li.w t0, UART0_BASEADDR
|
||||
st.b a0, t0, 0x0
|
||||
jr ra
|
||||
|
||||
.global outputaddr
|
||||
outputaddr:
|
||||
addi.w sp, sp, -4
|
||||
st.w ra, sp, 0
|
||||
|
||||
la a2, hexdecarr
|
||||
li.w t1, 0xf0000000
|
||||
li.w t2, 8
|
||||
li.w t3, 28
|
||||
ori a1, a0, 0
|
||||
1:
|
||||
beq t2, zero, 1f
|
||||
and t0, a1, t1
|
||||
srl.w t0, t0, t3
|
||||
add.w t0, t0, a2
|
||||
ld.bu t4, t0, 0
|
||||
ori a0, t4, 0
|
||||
bl serial_out
|
||||
|
||||
srli.w t1, t1, 4
|
||||
addi.w t3, t3, -4
|
||||
addi.w t2, t2, -1
|
||||
b 1b
|
||||
1:
|
||||
li.w a0, 0xa
|
||||
bl serial_out
|
||||
ld.w ra, sp, 0
|
||||
addi.w sp, sp, 4
|
||||
jr ra
|
||||
|
||||
.global outputstring
|
||||
outputstring:
|
||||
// v1 > a5
|
||||
// v0 > a4
|
||||
move a5, a0
|
||||
1:
|
||||
ld.bu t0, a5, 0
|
||||
beq t0, zero, 1f
|
||||
10:
|
||||
li.w a4, UART_BASEADDR
|
||||
ld.bu a4, a4, 0x5
|
||||
andi a4, a4, 0x20
|
||||
beqz a4, 10b
|
||||
li.w a3, UART_BASEADDR
|
||||
st.b t0, a3, 0
|
||||
|
||||
addi.w a5, a5, 1
|
||||
b 1b
|
||||
1:
|
||||
li.w a4, UART_BASEADDR
|
||||
ld.bu a4, a4, 0x5
|
||||
andi a4, a4, 0x40
|
||||
beqz a4, 1b
|
||||
jr ra
|
||||
|
||||
.section .rodata
|
||||
.align 5
|
||||
.global msg_wakeup
|
||||
msg_wakeup:
|
||||
.asciz "wakeup!\n"
|
||||
hexdecarr:
|
||||
.asciz "0123456789abcdef"
|
||||
@@ -0,0 +1,141 @@
|
||||
#include "regdef.h"
|
||||
#include "csrdef.h"
|
||||
#include "tools-asm.h"
|
||||
#include "start.h"
|
||||
|
||||
/* start address for the initialization values of the .data section. defined in ld.script */
|
||||
.word _sidata
|
||||
/* start address for the .data section. defined in ld.script */
|
||||
.word _sdata
|
||||
/* end address for the .data section. defined in ld.script */
|
||||
.word _edata
|
||||
/* start address for the .bss section. defined in ld.script */
|
||||
.word _sbss
|
||||
/* end address for the .bss section. defined in ld.script */
|
||||
.word _ebss
|
||||
|
||||
.globl _RAM_BSS
|
||||
_RAM_BSS = BSS_BASE
|
||||
.globl _RAM_DATA
|
||||
_RAM_DATA = DATA_BASE
|
||||
|
||||
.section .text._start # begin code segment
|
||||
.weak _start
|
||||
.type _start, %function
|
||||
.globl _start
|
||||
#All Exception Entries
|
||||
_start:
|
||||
move t1 , zero
|
||||
b LoopCopyDataInit
|
||||
CopyDataInit:
|
||||
la.abs t3, _sidata
|
||||
add.w t4, t3, t1
|
||||
ld.w t3, t4, 0x0
|
||||
add.w t4, t0, t1
|
||||
st.w t3, t4, 0x0
|
||||
addi.w t1, t1, 0x4
|
||||
LoopCopyDataInit:
|
||||
la.abs t0, _sdata
|
||||
la.abs t3, _edata
|
||||
add.w t2, t0, t1
|
||||
bne t2, t3, CopyDataInit
|
||||
/* clear bss */
|
||||
|
||||
la.abs t0, _sbss
|
||||
la.abs t1, _ebss
|
||||
beq t1, t0, cpu_init_start
|
||||
LoopFillZerobss:
|
||||
st.w zero, t0, 0
|
||||
addi.w t0, t0, 4
|
||||
bne t1, t0, LoopFillZerobss
|
||||
|
||||
#set up basic system function
|
||||
/* cpu init*/
|
||||
cpu_init_start:
|
||||
### reset normal exception base and Ex config
|
||||
li.w t0, 0x1c001000
|
||||
csrwr t0, CSR_EBase
|
||||
li.w t0, (0<<S_CSR_ExConfig_VS)|(0x0000<<S_CSR_ExConfig_IM) # 4 instruction gap
|
||||
csrwr t0, CSR_ExConfig
|
||||
#set int masks
|
||||
li.w t0, 0x1fff
|
||||
csrxchg t0, t0, CSR_ExConfig
|
||||
##set VSEG4(0x80000000~0x9fffffff) to cached, other VSEG to uncached
|
||||
li.w t0, CACHE_OP
|
||||
csrwr t0, CSR_SEGCA
|
||||
##set VSEG4(0x80000000~0x9fffffff) to PSEG0(0x00000000~0x1fffffff), other VSEG unchanged
|
||||
li.w t0, ADDR_MAP
|
||||
csrwr t0, CSR_SEGPA
|
||||
##set DA=0(change DA-mode to AD-mode)
|
||||
li.w t0, 0x8
|
||||
csrxchg zero, t0, CSR_CRMD
|
||||
|
||||
|
||||
li.w sp, SP_BASE
|
||||
bl main
|
||||
|
||||
jirl zero, ra, 0
|
||||
|
||||
.globl cpu_wait
|
||||
cpu_wait:
|
||||
idle 0
|
||||
jr ra
|
||||
|
||||
.org 0x1000
|
||||
DEFAULT_INT_HANDLER:
|
||||
SAVE_REGS_FAST(REGS_MEM)
|
||||
csrrd t0, CSR_ExStatus
|
||||
andi t1, t0, INT_VECTOR
|
||||
beqz t1, exception_core_check
|
||||
exception_pmu:
|
||||
andi t1,t0,0x4
|
||||
bnez t1,wake_label
|
||||
|
||||
andi t1,t0,0x8
|
||||
bnez t1,touch_label
|
||||
|
||||
andi t1,t0,0x10
|
||||
bnez t1,uart2_label
|
||||
|
||||
andi t1,t0,0x20
|
||||
bnez t1,bcc_label
|
||||
|
||||
andi t1,t0,0x80
|
||||
bnez t1,exint_label
|
||||
|
||||
andi t1,t0,0x800
|
||||
bnez t1,timer_label
|
||||
|
||||
wake_label:
|
||||
bl TIMER_WAKE_INT
|
||||
b exception_exit
|
||||
|
||||
touch_label:
|
||||
bl TOUCH
|
||||
b exception_exit
|
||||
|
||||
uart2_label:
|
||||
bl UART2_INT
|
||||
b exception_exit
|
||||
|
||||
bcc_label:
|
||||
bl BAT_FAIL
|
||||
b exception_exit
|
||||
|
||||
exint_label:
|
||||
bl ext_handler
|
||||
b exception_exit
|
||||
|
||||
timer_label:
|
||||
bl TIMER_HANDLER
|
||||
b exception_exit
|
||||
|
||||
exception_core_check:
|
||||
andi t1, t0, INTC_VECTOR
|
||||
beqz t1, exception_exit
|
||||
bl intc_handler
|
||||
b exception_exit
|
||||
|
||||
exception_exit:
|
||||
RESTORE_REGS_FAST(REGS_MEM)
|
||||
ertn
|
||||
@@ -0,0 +1,28 @@
|
||||
#include "regdef.h"
|
||||
#include "csrdef.h"
|
||||
#include "tools-asm.h"
|
||||
#include "start.h"
|
||||
.global cpu_sleep
|
||||
cpu_sleep:
|
||||
SAVE_REGS_ALL(REGS_MEM)
|
||||
dbar 0
|
||||
li.w t1, PMU_BASE
|
||||
1: ld.w t0, t1,PMU_CommandW
|
||||
andi t0, t0, 0x1
|
||||
beqz t0, 1b
|
||||
st.w t0, t1,PMU_CommandW
|
||||
idle 0
|
||||
|
||||
.global wakeup_reset
|
||||
wakeup_reset:
|
||||
la a0, msg_wakeup
|
||||
bl outputstring
|
||||
RESTORE_REGS_ALL(REGS_MEM)
|
||||
|
||||
csrwr t0, CSR_KScratch1
|
||||
/*enable interrupt*/
|
||||
li.w t0, 0x4
|
||||
csrxchg t0, t0, CSR_CRMD //enter pmu_handler
|
||||
|
||||
csrrd t0, CSR_KScratch1
|
||||
jirl zero, ra, 0
|
||||
Reference in New Issue
Block a user